Skip to content

Skill coverage matrix

Each row is a skill and each column a course. A filled cell gives the highest level a lesson in that course develops or assesses. On a small screen, scroll the table sideways.

Lesson coverage

  • A lesson develops this skill
  • A lesson assesses this skill

In the table: D = a lesson develops the skill to that level, A = a lesson assesses it at that level

Skill roadmap · All skills as a table

Skill explore aiot-mpy fw-stack biz pdesign elec c-found fw-sdk twin sec-iot edgeai-dev edu Courses
Software · Programming Languages
C R developed to L2 developed to L3 developed to L2 3
C++ Rec —
Python Rec developed to L2 1
MicroPython TESA developed to L1 assessed at L2 assessed at L2 3
Assembly P —
Rust P —
Software · Programming Fundamentals
Algorithms & Data Structures R developed to L2 assessed at L2 2
Design Patterns R developed to L1 developed to L2 2
State Machines R assessed at L2 assessed at L2 developed to L2 assessed at L2 4
Memory Management R developed to L1 developed to L3 developed to L1 3
Software · Operating Systems
Operating System Fundamentals Rec —
Threading / Parallelism P —
IPC P —
Software · Embedded Linux
Linux Kernel Rec —
Device Drivers Rec —
U-Boot P —
Buildroot / Yocto P —
Qt Framework P —
Software · Real-Time OS
RTOS Basics R developed to L2 developed to L2 developed to L2 developed to L2 4
FreeRTOS Rec developed to L2 assessed at L3 2
Zephyr Rec —
QNX P —
µC/OS P —
RT-Thread P —
Multi-core IPC TESA developed to L1 developed to L1 assessed at L2 3
Software · Microcontrollers
GPIO R assessed at L1 assessed at L2 developed to L2 developed to L2 developed to L3 assessed at L2 6
ADC / DAC R developed to L1 developed to L2 developed to L2 developed to L2 developed to L1 5
Timers / Counters R developed to L1 developed to L3 developed to L1 3
PWM R developed to L1 developed to L1 developed to L2 developed to L1 4
Watchdog R developed to L3 1
Interrupts R developed to L3 developed to L2 2
DMA R developed to L2 1
Clock Management R developed to L2 1
Power Management Rec —
Bootloader / DFU Rec developed to L2 1
Software · SDLC Models
Agile / SCRUM Rec —
V-Model Rec —
Software · Version Control
Git R developed to L1 developed to L3 2
SVN P —
Software · Build System
Compilers / GCC R developed to L1 developed to L2 developed to L2 3
Make / CMake R developed to L2 developed to L3 2
Bash Scripting Rec —
Docker P developed to L2 1
Vendor SDK & Toolchain TESA developed to L2 developed to L3 assessed at L2 assessed at L2 4
Software · Debugging
JTAG / SWD R developed to L3 assessed at L2 2
GDB R developed to L3 developed to L1 2
OpenOCD P developed to L2 1
Software · Testing
TDD & Unit Testing R developed to L3 developed to L1 2
CI/CD Pipelines Rec developed to L3 1
SIL / HIL Testing P assessed at L2 1
Standards & Certifications P developed to L1 developed to L1 2
Hardware · Electronics
Basic Math & Calculus R developed to L2 developed to L2 developed to L3 3
Principles of Electric Circuits R developed to L1 developed to L2 2
Electronics Fundamentals R developed to L1 developed to L2 2
Digital Design R developed to L2 1
Computer Architecture R developed to L1 developed to L1 developed to L1 developed to L2 assessed at L2 developed to L3 6
Hardware · Using Test Equipment
Multimeter R developed to L2 1
Logic / Protocol Analyzer R developed to L1 developed to L2 developed to L3 3
Oscilloscope Rec developed to L2 1
Hardware · Prototyping Skills
Breadboarding Rec developed to L2 1
Hardware Design Basics Rec developed to L2 developed to L2 2
PCB Design / EMC Rec developed to L2 1
Soldering / Rework Rec developed to L2 1
FPGA Development P —
Industrial & Enclosure Design TESA assessed at L2 1
3D Modelling & Rendering TESA assessed at L2 developed to L1 2
Interfaces & Protocols · Interfaces & Protocols
UART R developed to L2 developed to L2 developed to L3 assessed at L2 4
I2C R developed to L1 developed to L2 developed to L2 developed to L3 developed to L2 5
SPI R developed to L1 developed to L3 developed to L1 3
Ethernet Rec —
USB Rec —
PCIe P —
Bluetooth Rec assessed at L2 1
Wi-Fi Rec assessed at L2 developed to L3 developed to L2 developed to L2 4
LoRa P —
Zigbee P —
Thread P —
Matter P —
UWB P —
Modbus Rec —
Profinet P —
EtherCAT P —
MQTT Rec developed to L1 assessed at L2 developed to L2 assessed at L2 assessed at L2 developed to L3 assessed at L2 7
CoAP P —
TCP/IP P developed to L1 developed to L1 2
UDP P —
CAN Rec developed to L2 1
LIN P —
MOST P —
FlexRay P —
GSM / LTE P —
LTE-M / 5G P —
NB-IoT P —
RS-485 TESA —
Systems & Applications · Embedded Security
Embedded Security P developed to L1 developed to L2 developed to L2 developed to L1 assessed at L3 5
Cryptography TESA developed to L1 developed to L2 developed to L3 3
Secure Boot TESA developed to L3 1
TLS / mTLS on Devices TESA assessed at L2 developed to L3 developed to L1 developed to L3 4
Secure Element Integration TESA developed to L1 developed to L2 developed to L3 3
Systems & Applications · Embedded GUI
Embedded GUI P developed to L1 assessed at L2 developed to L2 developed to L2 developed to L2 5
HMI & Dashboard Design TESA assessed at L2 assessed at L3 developed to L2 3
Systems & Applications · IoT
IoT P developed to L1 developed to L2 developed to L1 developed to L2 assessed at L2 5
IoT Platform Integration TESA assessed at L2 developed to L2 developed to L1 developed to L2 developed to L3 5
Over-the-Air Update TESA developed to L3 1
Digital Twin TESA developed to L2 assessed at L3 2
Systems & Applications · Edge AI
Edge AI P developed to L1 developed to L1 assessed at L3 3
Sensor Data Collection & Labelling TESA assessed at L2 assessed at L2 2
Model Training for Tiny Devices TESA assessed at L2 1
Model Optimisation & Deployment TESA assessed at L2 1
Systems & Applications · Automotive Software
AUTOSAR P —
Systems & Applications · Systems & Signal Processing
Memory Technologies & File Systems Rec developed to L2 assessed at L2 2
Hardware Simulation / Emulation Rec developed to L1 assessed at L2 developed to L2 3
Sensors & Actuators P assessed at L1 assessed at L2 developed to L3 developed to L2 developed to L2 assessed at L2 6
Digital Signal Processing P assessed at L2 developed to L2 developed to L1 developed to L1 assessed at L3 5
Control Theory P —
Soft Skills · Soft Skills
Communication Skills R developed to L1 developed to L2 developed to L2 developed to L2 assessed at L2 assessed at L2 developed to L2 developed to L2 developed to L2 developed to L2 10
Problem-Solving & Critical Thinking R developed to L2 developed to L2 developed to L3 developed to L2 developed to L2 developed to L2 6
Teamwork & Collaboration R developed to L1 1
Organisational & Time Management R developed to L1 1
Self-Driven & Independent R developed to L1 1
Adaptability & Patience R —
Product & Teaching · Product & Business
AIoT Product Decisions TESA developed to L2 assessed at L2 developed to L1 developed to L2 4
Cost, BOM & Team Planning TESA developed to L2 1
Risk & Compliance TESA developed to L2 1
Product & Teaching · Teaching & Assessment
Lesson Design TESA assessed at L3 1
Assessment Design TESA assessed at L3 1
Hands-on Facilitation TESA assessed at L3 1

TESA Open Knowledge · © 2026 สมาคมสมองกลฝังตัวไทย (TESA) · CC BY-NC 4.0

Content is licensed CC BY-NC 4.0. Reuse it non-commercially and credit the Thai Embedded Systems Association (TESA) every time. · How to cite TESA